Attorney Docket No.: 8028-21 (SPX2001120008US)

SEMICONDUCTOR MEMORY DEVICE AND METHOD OF HAVING FABRICATING THE SAME A METAL PLUG OR A LANDING PAD

BACKGROUND OF THE INVENTION

1. Field of the Investion or a divisional of U.S. Partend Application Servial
This application in a divisional of U.S. Partend Application Servial
The present invention relates to a semiconductor memory device and a method of No. 10/01/17/2
fabricating the same and, more particularly, to a dynamic random access memory (DRAM) which views
fill or no.

Hordo of 2002.

Hordo of 2002.

2. Description of the Related Art

5

As the degree of integration of semiconductor memory devices such as a dynamic random access memory (DRAM) device increases, design rules and fibricating margins are generally reduced. Even with such reduction, capacitor capacitance should be maintained to operate the DRAM devices.

To provide a suitable capacitance, a capacitor having a three-dimensional configuration has been developed for increasing the capacitance per unit area. In such a configuration, a trench type capacitor, a stack type capacitor, and a trench and stack combined type capacitor have been proposed. The stack type capacitor is widely used because it utilizes conventional fabrication technology. In particular, a stack type capacitor having a capacitor over bit line (COB) is most widely used so as to easily increase the effective area of the capacitor.

Generally, the stack type capacitor has a storage electrode pad (or buried contact plug) formed of a doped polysilicon layer, and the pad is usually shaped in a narrow and long pillar. The resistance between a storage electrode of the capacitor formed over the storage electrode pad